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Derivation of Hybrid Multilevel Voltage Source 
Converter Topologies 
 
 
 
Abstract— Multilevel converters have gained popularity in 
both medium voltage and low voltage applications. To find out 
the connections between various multilevel voltage source 
converter topologies and to reveal how to obtain new topologies, 
this paper has presented four methods to derive multilevel 
converter topologies. Many existing topologies as well as new 
topologies can be derived with the methods presented in this 
paper. The fundamental characteristics of the multilevel 
converters which determine their usability such as dc-link 
neutral point voltage balancing and flying capacitor voltage 
control are also investigated in the paper with a mathematical 
model and an example.  It is expected that more new topologies 
will be invented based on the work in the paper for emerging 
applications. 
Keywords—multilevel converters; topologies; neutral point 
voltage; flying capacitor; modulation 
I.  INTRODUCTION 
Multilevel converters have superior characteristics over the 
standard two-level converter such as reduced output 
harmonics, lower dv/dt and switching loss. They are widely 
used in high or medium voltage (>3kV) power conversion 
systems thanks to their capability to handle higher voltage and 
higher power [1]. They are also considered for low-voltage 
(e.g. 380V) applications for reducing the output harmonics 
and filters and improving the system efficiency by reducing 
the switching losses [2, 3] for a high-density design. Many 
multilevel converter topologies have been reported in 
literature sine 1970s [4, 5] yet there are still new topologies 
coming out, finding applications in emerging areas [6-10]. 
     The most popular conventional multilevel topologies which 
found wide industrial applications include diode neutral point 
clamped (NPC) converter [11], flying capacitor (FC) converter 
[12] and cascaded H-bridge (CHB) converter [4, 13].  
Meanwhile, active-neutral-point-clamped (ANPC) three [14], 
five and seven-level converters [15], three-level T-type 
converters [3, 16], multilevel modular converters (MMC) [17-
19] are gaining more and more research interests recently in 
emerging application areas such as HVDC, more electric 
aircraft and renewable power generation systems. The 
invention of new converter topologies is highly valued in the 
power electronics research besides the invention of new power 
semiconductor devices, e.g. new wide-bandgap material (SiC, 
GaN) based devices[20]. There are some discussions regarding 
the value of researching converter topologies given the fact 
that only several topologies have been widely used among 
hundreds of available topologies [21]. It is the author’s view 
that it is still very valuable to investigate and invent new 
topologies. Though some topologies may not find wide 
application today, it may gain popularity when new 
application emerges. For example, the three-level T-type 
converter has been proposed for almost 40 years now [16]. It 
is only until recently that it draws great attention due to its 
advantage for low-voltage applications with low output 
harmonics, simpler structure and the potential for a high-
density system, e.g. in solar power generation systems [3, 23].  
    There are always research questions such as where the new 
topologies come from, whether there are fundamental common 
building blocks in multilevel converters, whether there is a 
generic multilevel converter from which all or most multilevel 
converters can be derived or there is a common way to form 
various multilevel converters [22]. This paper therefore 
attempts to answer the above questions. It has been found out 
though it is not possible to derive all the topologies from a 
single unified topology, there are several generic topologies 
and building blocks that can be used to derive many 
topologies. This is important because this makes the invention 
of the new topologies not a random thing but more predictable 
and derivable. As will be seen in the paper, new topologies 
such as MMC and ANPC can be derived following a set of 
principles from the generic topology with the proposed 
approach. Furthermore, several new topologies have been 
derived in this paper based on the proposed principle. The 
topology derivation process also helps to identify the device 
voltage rating requirement. The critical issues in voltage-
source multilevel converters which determine their usability 
such as dc-link neutral-point voltage balancing capability and 
flying capacitor voltage control capability have also been 
discussed together with the modulation strategies. This paper 
does not intend to provide an exhaustive approach for the 
derivation of all the multilevel converters. Rather, it provides a 
basis where further study can be made to improve or expand 
the approaches, e.g. other unified topologies, etc.   
This paper has presented four methods to derive multilevel 
converters, on the hope that these can inspire the researchers to 
identify more useful topologies, which may find application in 
emerging areas. 
II. FOUR CONVERTER TOPOLOGY DERIVATION METHODS 
A. Generalized Topology and Derivation Method I 
The first generalized topology given here was proposed by 
Peng [24] in 2001, where two-level converter cells (P2) are 
connected in a way as shown in Fig.1 for a phase leg structure.  
The number of phase output voltage levels depends on the 
number of layers in the structure. If the number of layers is N, 
there will be N+1 voltage levels. For example, in Fig.1, four 
voltage layers are shown and there are five output voltage 
levels, i.e. 0, E, 2E, 3E, 4E. The generalized topology itself can 
be used directly with dc-link capacitor voltage balancing 
capability and flying capacitor voltage control capability. In 
this paper, capacitors at the dc-link such as Cdc1, Cdc2, Cdc3 and 
Cdc4 shown in Fig.1 are referred as dc-link capacitors. The 
capacitors inside the structure such as C1 are referred as flying 
capacitors.  
Many voltage source multilevel converters can be derived 
from the generalized structure in Fig.1. Taking a four-level 
converter as an example, Fig.2 (a) shows the four-level flying 
capacitor converter [12], which can be seen as part of the 
generalized structure in Fig.1 with the first three layers (I, II, 
III).  Similarly, the symmetric diode clamped four-level 
converter shown in Fig.2 (b) [25] can be derived from the 
generalized structure as well. Note that, in multilevel 
converters, a key aspect to consider when assessing the 
topologies is the ability to balance the voltage of dc-link 
capacitors and flying capacitors. For example, the voltage of 
the flying capacitors in Fig.2 (a) can be well controlled 
regardless of load power factor and modulation index.  The 
topology shown in Fig.2 (b) however cannot maintain the 
balance of the dc-link capacitor voltages at high modulation 
indices and high power factors [26]. The method to analyze the 
converter dc-link capacitor voltage and flying capacitor voltage 
control capability will be given in Section III of this paper. 
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Fig.1. Generalized topology I  
    
                        (a)                                                             (b)                 
Fig.2. Two four-level converters derived from the generalized multilevel 
topology in Fig.1. (a) Flying capacitor four-level converter; (b) Symmetric 
diode-clamped four-level converter. 
      Fig.3 (a) shows an alternative hybrid four-level converter 
topology [27], which can be derived from the generalized 
structure in Fig.1 as well. This topology uses less number of 
flying capacitors compared with the flying capacitor topology 
in Fig.2 (a) and has the ability to control the voltages of dc-
link neutral points and flying capacitors. Fig.3 (b) shows 
another four-level converter topology [28] with the ability to 
balance the neutral point voltage and flying capacitor voltage, 
which can also be seen as part of the generalized topology in 
Fig.1. This topology requires more flying capacitors than the 
structure in Fig.3 (a) but less IGBTs.  
  
                     (a)                                                              (b) 
Fig.3. Two hybrid four-level converters derived from the generalized topology 
in Fig.1. (a) A hybrid four-level converter topology in [27]; (b) A nested four-
level converter topology [28].   
 
      Note that the structures in Fig.2 and Fig.3 can be further 
simplified to reduce the number of devices (capacitors, 
IGBTs), but the circuit may lose the ability to balance the dc-
link neutral point voltages or flying capacitor voltages. For 
example, the topology in Fig.3 (a) can be further simplified 
following the process illustrated in Fig.4.  Fig.4 (a) is the same 
as Fig.3 (a). If the flying capacitor of Fig.3 (a) is removed, 
then the topology becomes Fig.4 (b). Further, given two power 
devices (T1 and T3 or T2 and T4) are in series, they may be 
replaced with a single device as T5 and T6 in Fig.4(c), but T5 
and T6 need to be able to withstand twice of the voltage of the 
rest of devices, i.e. 2/3 of the dc-link voltage.  Fig.4(c) shows 
the four-level topology with minimum number of devices (six 
IGBTs). However, the dc-link neutral point voltages of this 
structure cannot be balanced with a single inverter or rectifier. 
The balance of dc-link neutral point voltages can only be 
achieved with a back-to-back structure [29, 30]. Another 
advantage to obtain the topology through the derivation 
process is that it is easy to understand in some topologies why 
certain devices need to block higher voltages, e.g. T5 and T6 
in Fig.4 (c) need to block twice voltage of other devices 
because they replaced two devices in series. 
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                   (a)                                           (b)                                           (c) 
Fig.4. A simplified four-level converter topology. 
 
     Though reference [24] has proposed the generalized 
structure in Fig.1, the principle to simplify the generalized 
structure and derive new topologies has not been given in the 
reference. This paper summaries the derivation principles 
based on the work in [31] as follows. 
1. The outermost two devices in each layer must be kept and 
cannot be removed. 
2. There must be at least one bidirectional current path for 
each voltage level between the dc-link and phase output.  
3. The elements (power devices, capacitors) within the 
generalized topology must be removed symmetrically from the 
upper and lower half of each layer. 
4. The switching states and current paths need to be analyzed 
for any new topology derived to check whether the new 
topology has the ability to balance the dc-link neutral points’ 
voltages and flying capacitor voltages. 
5. From application point view, the flying capacitors in higher 
layers should be considered to be removed first to reduce the 
capacitor requirement for improved power density and 
reliability.   
      With the above principles, other converter topologies may 
be derived. For example, the topology in Fig.5 [32] can be 
derived from the generalized topology following the principles 
and can be seen an alternative configuration of the popular 
multilevel modular converter (MMC) for HVDC applications 
[17, 18].  
 
Fig.5. An alternative MMC configuration [32] 
          Fig.6 shows another topology derived from the 
generalized topology by applying the derivation principles, 
which is an emerging and promising configuration for medium 
voltage drive applications, called five-level ANPC converter 
[15]. This topology has the dc-link neutral points’ voltage and 
flying capacitor voltage control ability and has advantages over 
the standard five-level diode NPC converter and the flying 
capacitor converter. It does not require clamping diodes as in 
the diode NPC converter and can overcome the dc-link neutral 
points’ voltage unbalance issue of the five-level diode NPC 
converter. It also does not need as many flying capacitors as in 
the flying capacitor converter. In Fig.6, the two capacitors in 
grey can be kept in the topology to avoid series connection of 
power devices or they can be removed to enable using a double 
voltage rating device to replace the two series-connected power 
devices and reduce the total number of power devices.  Again, 
through the topology derivation process, it is trivial to identify 
the voltage rating requirement for power devices at various 
locations. 
 
  Fig.6. Five-level ANPC topology 
 
     Fig.7 shows a five-level cascaded H-bridge converter, 
which may be seen as a part of the generalized topology in 
Fig.1. However, in this cascaded structure, the principle No. 1 
in the derivation rules does not apply.   
 
Fig.7. Cascaded H-bridge converter seen as a part of the generalized topology 
 
      There are many other new topologies which may be 
derived following the derivation principles to fit into various 
applications based on their characteristics at different number 
of levels, e.g. five-level, six-level, seven-level, etc.  In Fig.1, 
the two-level cell is used as the basic building block for the 
generalized structure. In addition, the three-level flying 
capacitor cell can also be used as the building block as 
discussed in [24]. 
B. Generalized Topology and Derivation Method II 
The second generalized structure is shown in Fig.8 [33], 
where the total dc-link voltage is divided into a number of 
levels, which are connected to the phase output through bi-
directional paths, e.g. by back-to-back connected IGBTs. The 
structure is very simple and an additional voltage level can be 
created by adding another bi-directional path. The two main 
switches T1 and T2 need to remain in the structure for any 
topology derived and they need to block the whole dc-link 
voltage. This prevents the application of this kind of converters 
in medium/high voltage applications due to the constraint of 
device voltage rating unless series connection of devices is 
applied. Nevertheless, this topology can gain popularity in low 
voltage applications, for low output harmonics and lower 
switching loss due to the fact that the switching voltage is only 
a portion of the dc-link voltage. This topology requires 
minimum number of devices to generate a given number of 
voltage levels. Fig.9 (a) shows a three-level T-type converter 
topology which can be derived from the generalized topology 
in Fig.8. The T-type converter [3, 34] has found applications as 
an alternative to the three-level diode-NPC converter without 
the need of clamping diodes. Another example is the four-level 
π-type converter [35], which can also be derived from the 
generalized topology. Note that the dc-link neutral point 
voltages may not be balanced under high modulation indices 
and high power factors if a single rectifier or inverter is used 
for the topology in Fig.9 (b), which can be solved with a back-
to-back configuration. 
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Fig.8. Generalized topology II 
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(a)                                                       (b) 
Fig.9. Two topologies derived from the generalized topology II. (a) Three-
level T-type converter; (b) Four-level π-type converter.               
 
C. Topology Derivation through Parallel or Series 
Connection of Basic Cells (Method III) 
       The third method to form multilevel converters is to 
connect the basic cells in parallel or in series and then simplify 
the structure by removing certain components.  The basic cells 
(building blocks) can be two-level converter cell, three-level 
flying capacitor cell, three-level NPC cell, three-level T-type 
cell, or more complicated cells such as four-level or five-level 
cells. Note that when selecting the cells, the cell itself should 
have the ability to balance its own neutral point or flying 
capacitor voltage. Otherwise, the converter constructed from 
the cells will lose the neutral point or flying capacitor voltage 
control capability. For example, the four-level diode NPC 
converter shown in Fig.2 (b) is not a good cell choice given its 
dc-link capacitor voltages cannot be balanced. 
       Fig.10 shows an example, where three flying capacitor 
cells are combined together to form a five-level converter. 
First, in Fig.10 (a), two three-level flying capacitor cells are 
stacked together and then the output of these two flying 
capacitor converters is connected to a third three-level flying 
capacitor converter. In the next step shown in Fig.10 (b), the 
two flying capacitors in the left two cells are removed and 
then the two series-connected flying capacitors (2E) in the 
right cell are removed. As seen in Fig.10 (b), there are two 
power devices in series which can be replaced with a single 
device with double voltage rating. Then, the circuit can be 
simplified to the structure in Fig.10(c), which is the popular 
five-level ANPC converter. As discussed earlier, this topology 
can also be derived from the generalized topology I as shown 
in Fig.6.  
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          (a)                                              (b)                                        (c) 
Fig.10. Derivation of the five-level ANPC converter through combination of 
basic cells 
      Fig.11 shows another topology by combing two two-level 
converter cells with a four-level flying capacitor cell. The 
initial topology is shown in Fig.11 (a), which is then 
simplified to Fig.11 (b) by removing the 3E flying capacitors 
in the four-level flying capacitor cell.  The topology in Fig.11 
(b) is able to balance both the dc-link neutral points and the 
flying capacitor voltages by selecting among the redundant 
switching states and there is no need to connect any power 
devices in series. The topology in Fig.11 (b) can be further 
simplified to Fig.11 (c) by removing one more flying capacitor 
(E). The inner two series connected devices may be replaced 
by a single device with double voltage rating. 
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                (a)                                            (b)                                         (c) 
Fig.11. An alternative five-level converter formed through the combination of 
basic cells 
     Fig.12 (a) shows a new four-level topology by combing 
two two-level converter cells and a three-level T-type 
converter. The two devices in the two two-level cells can be 
further removed to simply the topology as shown in Fig.12 
(b). This topology only requires 6 power devices and two 
flying capacitors. 
 
                  (a)                                                     (b) 
Fig.12. A new topology by the combination of two-level cells and a T-type 
converter 
        Fig.13 shows the derivation of a seven-level converter by 
combining three four-level flying capacitor cells. Fig.13 (a) 
shows the complete three four-level flying capacitor 
converters. In Fig.13 (b), the flying capacitors in the left two-
cells are removed. Then, if the three series-connected 
capacitors (3E) in the right cell are removed, the topology can 
be simplified to the one shown in Fig.13(c). Note that the three 
series-connected devices in the left cells may be replaced with 
a single device of triple voltage rating (3E). The topology is 
the same as the ANPC seven-level topology proposed in [15] 
and has the neutral point voltage and flying capacitor voltage 
control capability.  
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Fig.13. Combination of three four-level flying capacitor cells to derive a 
seven-level converter 
D. Generalized Topology and Derivation Method IV 
      Another generalized structure is shown in Fig.14, which is 
called stacked multicell converter (SMC) [36, 37]. The 
topology is formed by series and parallel connection of the 
basic cell (e.g. S21a and S21b) as illustrated. Multiple stages 
and/or multiple cells can be stacked together. In each cell, the 
two devices (e.g. S21a and S21b) switch complementarily. 
Also, note that the outer devices (e.g. S21a and S11b) need to 
block twice the voltage of the inner ones (e.g. S21b and S11a). 
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Fig.14. A generalized structure (stacked multicell converter (SMC)) 
   From this generalized topology, several topologies can be 
derived. For example, with two stages and one cell, the T-type 
converter can be derived in Fig.15 (a). Given the outer two-
devices need to block twice of the voltage that the inner 
devices need to block, they can be replaced by two series-
connected devices as shown in Fig.15 (b).   
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    (a)                                                          (b) 
Fig.15. T-type converter derived with two stages and one cell 
 
      With two stages and two cells, a five-level topology can be 
derived as shown Fig.16 (a) with only 8 power devices and 
two-flying capacitors [38]. The topology in Fig.16 (a) can also 
been seen as two three-level T-type converters cascaded 
together horizontally.  Fig.16 (b) shows an alternative drawing 
of the topology in Fig.16 (a). 
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Fig.16. A five-level topology derived with the generalized topology in Fig.14. 
 
       The SMC cell can also be combined with other topology 
cells. For example, Fig.17 (a) shows a two-stage one cell SMC 
(T-type) converter followed by a three-level flying capacitor 
cell, forming a new five-level converter.  Similarly, Fig.17 (b) 
shows a two-stage one cell (T-type) converter followed by a 
three-level diode NPC converter, forming a five-level 
converter.  
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Fig.17. Two five-level topologies  
      It can also be noted that the generalized structure in Fig.8 
can also be seen as a one cell multi-stage SMC. The multilevel 
flying capacitor converter can be seen as a one stage multi-cell 
SMC. 
E. Other Topology Derivation Methods 
     From the above four methods, many of the voltage source 
multilevel converter topologies can be derived, though there 
are other methods that may lead to new topologies.  For 
example, with the five-level ANPC topology in Fig.10 (c), by 
analyzing the current flow paths, the two devices T1 and T2 
may be grouped together to form a new current flow path as 
shown in Fig.18 (b) [39]. T1 and T2 as well as T3 and T4 
create a bi-directional current flow path. They can also be 
replaced with reverse-blocking IGBTs as shown in Fig.18 (c) 
to simplify the structure and reduce the conduction losses. 
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                 (a)                                       (b)                                       (c) 
Fig.18. An alternative five-level converter 
III. NEUTRAL POINT VOLTAGE BALANCING ABILITY AND FLYING 
CAPACITOR VOLTAGE CONTROL ABILITY 
     Though many new topologies may be derived to fit for 
various purposes, two fundamental properties must be 
maintained when simplifying the topology, i.e. the ability to 
balance the dc-link neutral points’ voltages and to control the 
flying capacitor voltages. This governs whether the topology 
may be further simplified, e.g. removing some further power 
devices, diodes, flying capacitors, etc. Though modulation and 
control techniques may help to attenuate the neutral point 
voltage ripple or flying capacitor voltage ripple, the following 
fundamental power balance rules must be met. Otherwise, no 
matter how advanced the modulation and control methods are, 
the neutral point voltage or flying capacitor voltage may lose 
the balance.  
A. Dc-link Neutral Point Voltage Balance  
       The key thing to check for the neutral point voltage 
balance is whether the current  flowing into the neutral 
point(s) (charge) equals to the current flowing out of the 
neutral point (s) (discharge) within one fundamental cycle 
(e.g. 50Hz) [40]. Taking the five-level ANPC topology shown 
in Fig. 10 (c) as an example, there are five output voltage 
levels: 0, E, 2E, 3E and 4E as shown in Fig.19. Though the 
actual converter output voltage will be in the form of 
modulated pulses, here staircase waveforms are used to 
simplify the analysis. The load current is assumed to be 
sinusoidal and in phase with the voltage, i.e. unity power 
factor. Note that, the unity power factor is the worst case 
scenario and only this case needs to be checked. If the neutral 
point charge balance can be achieved for the unity power 
factor, it can also be achieved for other power factors.   
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Fig.19. Method to analyze the dc-link neutral point voltage balancing ability 
  
      Fig. 20 shows the output voltage level and the 
corresponding current flow paths for the five-level ANPC. 
There is only one dc-link neutral point and only when the 
current flowing through the neutral point can it affect the 
neutral point voltage balance.  
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Fig.20. Output voltage level and current flow paths for the five-level ANPC 
      As seen for the voltage level of E (Fig. 20(c)) and voltage 
level of 3E (Fig.20 (f)), the current may flow through the 
neutral point. For the voltage level of 2E (Fig.20 (d) and (e)) 
the current may also flow through the neutral point. In case of 
the voltage level of E (Fig.20(c)), the neutral point is 
connected to the phase output. As illustrated in Fig.19, the 
load current is negative (flowing into the neutral point) during 
E. In contrast, during 3E (Fig.20 (f)), the current is positive 
and the current flows out of the neutral. As seen, the current 
flowing into the neutral (charge) during E and out of the 
neutral (discharge) during 3E is balanced. Similarly, as seen in 
Fig.19, during the voltage level of 2E (Fig.20 (d) or (e)), the 
current charge and discharge is also balanced. This indicates 
the dc-link neutral point voltage is fundamentally stable due to 
the charge balance over one fundamental output cycle. Note 
that, for the level of E and 3E, there are also alternative 
switching states, where the load current do not need to flow 
through the neutral point. 
      Hence, whether the topology’s neutral point voltage can be 
balanced can be analyzed using the charge balance shown in 
Fig.19. This method can also be used to analyze topologies 
with two or more neutral points such as the topology shown in 
Fig.4 (a) and Fig.9 (b), etc.  In addition, advanced PWM 
methods can be applied to further attenuate the voltage ripple 
[41-45]. Note that, for a three-phase converter, the dc-link 
neutral point voltage will be regulated by the three phases 
together. For some topologies, for example, Fig.4 (c) and Fig. 
9(b), by using the analyzing method in Fig.19, it can be found 
that the neutral point voltage cannot be balanced under unity 
power factor.  This indicates the converter cannot work 
independently as an inverter or rectifier. However, a back-to-
back structure with both the rectifier and inverter may still be 
able to balance the neutral points’ voltages [35, 40, 42].  The 
neutral point voltage balancing capability also relates to the 
modulation index. Generally, at lower modulation indices, the 
neutral point voltage is easier to balance and is difficult at high 
modulation indexes. More comprehensive analysis of the 
neutral point voltage controllable zone with regards to 
modulation index and power factor is given in [26, 41].  
B. Flying Capacitor Voltage Balance 
      In most cases, the flying capacitor in the converter should 
serve as a high frequency (switching frequency) capacitor 
rather than a fundamental frequency (low frequency) 
capacitor. Ideally, within one switching cycle, the switching 
states can be selected flexibly to either charge or discharge the 
flying capacitor for a given current direction. Again, using the 
topology shown in Fig. 20 as an example, at the voltage level 
of E, for a given current direction, e.g. flowing into the 
converter, the switching states can be chosen between Fig.20 
(b) and Fig.20(c), where Fig.20 (b) will charge the flying 
capacitor and Fig.20(c) will discharge the flying capacitor. 
This will make sure the flying capacitor voltage can be well 
controlled. The other similar scenario is that one switching 
state will either charge or discharge the capacitor and the other 
state can bypass the capacitor (neither charge nor discharge). 
As long as the capacitor charge can balance over one 
fundamental cycle, the capacitor voltage can be maintained. 
However, the capacitor in this case serves as a low frequency 
capacitor and a larger capacitor value is required such as in 
topology shown in Fig.5 and Fig.11.   
       The topology derivation process discussed above can be 
summarized as in the flow chart shown in Fig.21. 
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Fig.21. Topology derivation flowchart 
 
C. Dc-link Neutral Point and Flying Capacitor Voltage 
Control Strategy  
      As seen, selecting from redundant switching states in 
Fig.20 can help with both dc-link neutral points’ voltage 
balance and the flying capacitor voltage control. The flying 
capacitor voltage control is normally given a higher priority 
because it can only be controlled by each phase, while the dc-
link neutral points’ voltage is shared by and can be controlled 
by the three phases thus given a lower priority. The optimal 
switching state is first selected to control the flying capacitor 
voltage. Once the flying capacitor voltage error is within a 
certain range, then the switching states are selected to control 
the neutral point voltage. For example, the switching states 
can be selected between Fig.20 (b) and Fig.20 (c) to let the 
load current flow through or not flow through the neutral 
point, thus affecting the neutral point voltage balance.  
Controlling the neutral point voltage and flying capacitor 
voltage through selecting the redundant switching states 
within each phase is called ‘single-phase method’ in this 
paper.   
     Apart from using the redundant switching states within 
each phase to control the flying capacitor voltage and dc-link 
neutral point’s voltage, for three-phase converters, the other 
option is to select from the redundant space vectors in a 
multilevel space vector modulation (SVM) [26, 42] or 
equivalently select the optimal zero-sequence component to 
add on top of the fundamental components (three-phase 
sinusoidal) [45] in a carrier based modulation. The SVM with 
optimal redundant vector selection and carrier-based method 
with optimal zero-sequence component selection are 
equivalent and are called ‘three-phase method’ in this paper.    
     Ideally, the two methods, the ‘single-phase method’ and the 
‘three-phase method’ should be used together to select both 
the optimal space vector (or zero-sequence) of the three phases 
and the optimal switching states within each phase. However, 
if for each space vector (zero-sequence), the switching states 
within each phase are also evaluated, the computation effort 
will increase significantly. By investigating various topologies 
and their control [39, 46], it has been found that if there are 
redundant switching states within each phase, where the 
‘single-phase method’ can be applied, it is sufficient to 
regulate the dc-link neutral point voltage and flying capacitor 
voltage by the ‘single-phase method’. Therefore, the ‘three-
phase method’ can adopt a simple form such as third-order 
harmonic injection in a carrier based modulation (or 
symmetrical modulation in SVM) to extend the modulation 
index without considering the neutral point voltage and flying 
capacitor voltage control.  
     If, however, there is no redundant switching states within 
each phase where the single-phase method cannot be applied, 
such as in diode clamped topologies in Fig.2 (b) or the four-
level π-type converter in Fig.9 (b), the ‘three-phase method’ 
must be used. This is normally the case in topologies, where 
there is no flying capacitors and the dc-link neutral point 
voltage control is the sole control objective. How to select the 
optimal redundant space vector or optimal zero-sequence 
component and how to define the optimal dc-link capacitor 
energy have been investigated in [26, 35, 42].  
     For example, the control objective regarding dc-link 
capacitor voltage balancing for a four-level converter can be 
defined as [35, 42]:  
3 3
1 1
min ( )
3
dc
Cj Cj Cj Cj
j j
V
V v i v i
 
                   (1) 
Where, iCj  is the current flowing through the dc-link capacitor 
Cj;  ΔvCj is the voltage deviation of capacitor Cj  from 1/3 of the 
dc-link voltage. vCj is the capacitor voltage. Vdc is the total dc-
link voltage. The optimal redundant vector or zero-sequence 
component should be selected to minimize the objective 
function in (1). 
     The control flowchart for the dc-link neutral points’ voltage 
balancing and flying capacitor voltage control with the ‘single-
phase method’ or the ‘three-phase method’ is shown in Fig. 
22. 
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Fig.22. Flowchart of the dc-link neutral points’ voltage balancing and flying 
capacitor voltage control 
 
      A number of topologies derived in this paper with the 
proposed control and modulation methods as well as 
simulation or experimental results can be found in references 
[27][35][39] and [46]. 
IV. MATHEMATICAL MODELS OF MULTILEVEL CONVERTERS 
     It is important to establish mathematical models to 
represent the behavior of multilevel converters and to develop 
the corresponding modulation and control strategy [22]. 
Though it is challenging to develop a single generalized model 
for all the multilevel converters, this paper presents a 
relatively generalized model as shown in Fig.23.  
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Fig.23. A model for multilevel converters  
      In Fig.23, Vdc and idc are dc-link voltage and current. Vc1, 
Vc2…Vcn are dc-link capacitor voltages. ic1, ic2...icn are the 
current flowing through each dc-link capacitor. i0, i1…in are 
the dc-link branch current and will flow to the load (output) if 
the output is connected to the corresponding position (1, 
2…n). Va and ia are the phase output voltage and current. 
Vcf1…Vcfm represent the voltages of the flying capacitors. The 
number of flying capacitors involved in the current flowing 
path depends on the switching states and the converter 
structure. Note that, the polarity of the flying capacitors’ 
voltages (Vcf1…Vcfm) can be positive or negative depending on 
the way it is connected, which will affect the output voltage 
level and the charging and discharging state of the flying 
capacitor. The phase output is connected to the dc-link neutral 
points, which is represented by a single-pole-multiple-throw 
(SPMT) switch. The position of the switch is defined by the 
following switching function δ, where 
0,1,2.....n  .                            (2) 
      When δ=0, the SPMT is connected to the negative dc-bus. 
When δ=1, the SPMT is connected to position 1 in Fig.23.    
Then the phase output voltage of the multilevel converter (Va) 
can be given by (3). 
0 0
( )a ck fcm
k m
V V V

 
                          (3) 
      (3) means the output voltage equals to the sum of the 
selected dc-link capacitor voltages (depending on the position 
of the tap) plus the sum of the flying capacitor voltages. Note 
that, as mentioned, the flying capacitors’ voltages can be 
positive or negative. The voltage of each flying capacitor can 
be equal to that of each dc-link capacitor or it can be multiples 
or fraction of that. Regarding the control of the dc-link 
capacitor voltages and flying capacitor voltages, it is important 
to find out the relationship between the phase output current ia 
and the dc-link capacitor voltage or the flying capacitor 
voltage, which are derived below. Assuming the parameters of 
the dc-link capacitors are the same, i.e. same capacitance value 
and the total dc-link voltage is a constant, then the current 
flowing through each dc-link capacitor icn can link to the 
branch current in by (4), where N is the total number of dc-link 
capacitors. 
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     (4) 
     (4) only gives the relationship between the first three dc-
link capacitors’ currents (ic1, ic2, ic3) in Fig.23 and the branch 
currents. Other dc-link capacitor currents can be derived 
accordingly like (4). Practically, within one switching cycle, 
the SPMT will either just stay at one branch position or jump 
between two adjacent branches. The time duration at each 
branch depends on the duty cycle. Therefore, the average 
current at each branch can be linked to the phase output 
current by  
0
1 nT
n a
s
i i dt
T
                                    (5) 
where, Ts is the switching cycle and Tn is the time duration 
when the SPMT stays at position n.  The capacitor voltage and 
current relationship can be expressed as (6) for the dc-link 
capacitor.  
cn
cn
dV
i C
dt
                                     (6) 
       By (4)~(6), the relationship between the output current and 
dc-link capacitor voltage can be found. The control needs to 
identify a suitable position and duration for the SPMT in order 
to maintain the balance of the dc-link capacitors while keep the 
output voltage at the required level.  
      Similarly, the flying capacitor voltage and current 
relationship can be expressed as 
fcm
a
dV
i C
dt
                                      (7) 
    The optimal switching state should be selected to regulate 
the flying capacitor voltage to be at the reference value. The 
dc-link capacitor voltage and flying capacitor voltage control 
based on the mathematical model can be found in [35][46]. 
V. SIMULATION RESULTS 
     In this section, the five-level topology shown in Fig.18 is 
simulated in MATLAB/Simulink to validate the proper 
function of the topology and the ability to regulate the dc-link 
neutral point and flying capacitor voltages. The dc-link 
voltage is set at 600V and the switching frequency is 10 kHz. 
A sinusoidal PWM is used and the modulation index is 0.9. 
The converter (inverter) supplies power to a three-phase R-L 
(30Ω and 1mH) load. The dc-link upper and lower capacitors’ 
value is 1mF each.  
      Fig.24 (a) shows the converter output line voltage, which 
has nine levels. Fig.24 (b) shows converter phase voltage 
referring to the negative dc-link, which has five levels as 
expected. Fig.24(c) shows the sinusoidal load current. Fig.24 
(d) shows the upper and lower dc-link capacitor voltages, 
which are well regulated around the reference voltage of 300V 
(half of the total dc-link voltage). A voltage ripple (150Hz) is 
observed across the upper and lower capacitor and the 
frequency is three times of the fundamental output frequency 
(50Hz). Fig.24 (e) shows the flying capacitor voltages of the 
three phases, which are well regulated at around 150V. The 
pre-defined flying capacitor voltage error tolerance is set as 
1V (149V~151V). These simulation results validate the 
proposed converter topology and the control strategy. 
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Fig.24. Simulation results of the five-level converter. (a) converter output line 
voltage, (b) converter output phase voltage, (c) converter output current, (d)  
dc-link upper and lower capacitors’ voltages, (e) flying capacitors’ voltages of 
the three-phases. 
       
        The results in Fig.24 are in the condition of high 
modulation index (0.95) and high power factor (0.95). In order 
to validate the neutral point voltage and flying capacitor 
voltage control capability under various modulation indices 
and power factors, a set of simulations have been run with the 
results shown in Fig.25. Fig.25(a)(b) are the simulation results 
under low modulation index (0.5) and high power factor 
(0.95). Fig.25(c)(d) are the simulation results under high 
modulation index (0.95) and low power factor (0.6). As can be 
seen, the neutral point voltage and flying capacitor voltage can 
be well regulated.     
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Fig.25. Dc-link capacitor voltages and flying capacitor voltages. (a) dc-link 
upper and lower capacitors’ voltages at modulation index=0.5 and power 
factor=0.95, (b) flying capacitors’ voltages of the three phases at modulation 
index=0.5 and power factor=0.95, (c) dc-link upper and lower capacitors’ 
voltages at modulation index=0.95 and power factor=0.6 (d) flying capacitors’ 
voltages of the three phases at modulation index=0.95 and power factor=0.6. 
    
VI. CONCLUSION 
      This paper has summarized four methods to derive 
multilevel converters. As seen, there are connections between 
the three generalized topologies. Some topologies can also be 
derived from more than one methods. It is hoped that this 
paper can inspire other topology derivation methods as well as 
new multilevel converter topologies.  
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